Go to the source code of this file.
|
module | uart_rx (parameter DATA_WIDTH=8)(input wire clk |
|
| always (posedge clk) |
|
◆ always()
Definition at line 86 of file uart_rx.v.
References bit_cnt, busy_reg, data_reg, frame_error_reg, m_axis_tready, m_axis_tvalid, m_axis_tvalid_reg, overrun_error_reg, prescale, prescale_reg, rst, rxd, and rxd_reg.
Referenced by char_buffer(), char_rom(), clock_generator(), clock_pll48(), command_handler(), cursor_blinker(), falling_edge_detector(), keyboard(), keymap_rom(), rising_edge_detector(), simple_register(), usb_fs_in_arb(), usb_fs_in_pe(), usb_fs_out_arb(), usb_fs_out_pe(), usb_fs_rx(), usb_fs_tx(), usb_reset_det(), usb_serial_ctrl_ep(), usb_uart(), usb_uart_bridge_ep(), video_generator(), and width_adapter().
◆ bit_cnt
◆ busy
◆ busy_reg
◆ data_reg
reg<DATA_WIDTH-1:0> data_reg = 0 |
◆ frame_error
◆ frame_error_reg
◆ m_axis_tdata
assign m_axis_tdata = m_axis_tdata_reg |
◆ m_axis_tready
module input wire output wire<DATA_WIDTH-1:0> output wire input wire m_axis_tready |
◆ m_axis_tvalid
◆ m_axis_tvalid_reg
reg m_axis_tvalid_reg = 0 |
◆ overrun_error
◆ overrun_error_reg
reg overrun_error_reg = 0 |
◆ prescale
module input wire output wire<DATA_WIDTH-1:0> output wire input wire input wire output wire output wire output wire input wire<15:0> prescale |
Initial value:{
reg <DATA_WIDTH-1:0> m_axis_tdata_reg = 0
Definition at line 62 of file uart_rx.v.
Referenced by always().
◆ prescale_reg
reg<18:0> prescale_reg = 0 |
◆ rst
◆ rxd
module input wire output wire<DATA_WIDTH-1:0> output wire input wire input wire rxd |
◆ rxd_reg