SimpleVOut
1.0.0 Initial
A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
design_1_auto_pc_0/src/axi_protocol_converter.h
Go to the documentation of this file.
1
#ifndef _axi_protocol_converter_
2
#define _axi_protocol_converter_
3
#include <xtlm.h>
4
#include <utils/xtlm_aximm_passthru_module.h>
5
#include <systemc>
6
7
class
axi_protocol_converter
:
public
sc_module{
8
public
:
9
axi_protocol_converter
(sc_core::sc_module_name module_name,xsc::common_cpp::properties&);
10
virtual
~axi_protocol_converter
();
11
SC_HAS_PROCESS
(
axi_protocol_converter
);
12
xtlm::xtlm_aximm_target_socket*
target_rd_socket
;
13
xtlm::xtlm_aximm_target_socket*
target_wr_socket
;
14
xtlm::xtlm_aximm_initiator_socket*
initiator_rd_socket
;
15
xtlm::xtlm_aximm_initiator_socket*
initiator_wr_socket
;
16
sc_in<bool>
aclk
;
17
sc_in<bool>
aresetn
;
18
private
:
19
xtlm::xtlm_aximm_passthru_module *
P1
;
20
xtlm::xtlm_aximm_passthru_module *
P2
;
21
};
22
23
#endif
24
axi_protocol_converter::aclk
sc_in< bool > aclk
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:16
axi_protocol_converter::initiator_wr_socket
xtlm::xtlm_aximm_initiator_socket * initiator_wr_socket
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:15
axi_protocol_converter::axi_protocol_converter
axi_protocol_converter(sc_core::sc_module_name module_name, xsc::common_cpp::properties &)
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.cpp:4
axi_protocol_converter
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:7
axi_protocol_converter::initiator_rd_socket
xtlm::xtlm_aximm_initiator_socket * initiator_rd_socket
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:14
axi_protocol_converter::SC_HAS_PROCESS
SC_HAS_PROCESS(axi_protocol_converter)
axi_protocol_converter::aresetn
sc_in< bool > aresetn
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:17
axi_protocol_converter::target_rd_socket
xtlm::xtlm_aximm_target_socket * target_rd_socket
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:12
axi_protocol_converter::P1
xtlm::xtlm_aximm_passthru_module * P1
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:19
axi_protocol_converter::~axi_protocol_converter
virtual ~axi_protocol_converter()
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.cpp:18
axi_protocol_converter::P2
xtlm::xtlm_aximm_passthru_module * P2
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:20
axi_protocol_converter::target_wr_socket
xtlm::xtlm_aximm_target_socket * target_wr_socket
Definition:
design_1_auto_pc_0/src/axi_protocol_converter.h:13
Demos
myproj
project_1.gen
sources_1
bd
design_1
ip
design_1_auto_pc_0
src
axi_protocol_converter.h
Generated on Wed Jul 21 2021 08:53:23 for SimpleVOut by
1.8.17