#include <xilinx-zynq.h>
|
| xilinx_zynq (sc_core::sc_module_name name, const char *sk_descr) |
|
|
tlm_utils::simple_initiator_socket< remoteport_tlm_memory_master > * | m_axi_gp [2] |
|
tlm_utils::simple_target_socket< remoteport_tlm_memory_slave > * | s_axi_gp [2] |
|
tlm_utils::simple_target_socket< remoteport_tlm_memory_slave > * | s_axi_hp [4] |
|
tlm_utils::simple_target_socket< remoteport_tlm_memory_slave > * | s_axi_acp |
|
sc_vector< sc_signal< bool > > | pl2ps_irq |
|
sc_vector< sc_signal< bool > > | ps2pl_irq |
|
sc_vector< sc_signal< bool > > | ps2pl_rst |
|
Definition at line 39 of file xilinx-zynq.h.
◆ xilinx_zynq()
xilinx_zynq::xilinx_zynq |
( |
sc_core::sc_module_name |
name, |
|
|
const char * |
sk_descr |
|
) |
| |
◆ m_axi_gp
tlm_utils::simple_initiator_socket<remoteport_tlm_memory_master>* xilinx_zynq::m_axi_gp[2] |
◆ pl2ps_irq
sc_vector<sc_signal<bool> > xilinx_zynq::pl2ps_irq |
◆ ps2pl_irq
sc_vector<sc_signal<bool> > xilinx_zynq::ps2pl_irq |
◆ ps2pl_rst
sc_vector<sc_signal<bool> > xilinx_zynq::ps2pl_rst |
◆ rp_irq_out
remoteport_tlm_wires xilinx_zynq::rp_irq_out |
|
private |
◆ rp_m_axi_gp0
remoteport_tlm_memory_master xilinx_zynq::rp_m_axi_gp0 |
|
private |
◆ rp_m_axi_gp1
remoteport_tlm_memory_master xilinx_zynq::rp_m_axi_gp1 |
|
private |
◆ rp_s_axi_acp
remoteport_tlm_memory_slave xilinx_zynq::rp_s_axi_acp |
|
private |
◆ rp_s_axi_gp0
remoteport_tlm_memory_slave xilinx_zynq::rp_s_axi_gp0 |
|
private |
◆ rp_s_axi_gp1
remoteport_tlm_memory_slave xilinx_zynq::rp_s_axi_gp1 |
|
private |
◆ rp_s_axi_hp0
remoteport_tlm_memory_slave xilinx_zynq::rp_s_axi_hp0 |
|
private |
◆ rp_s_axi_hp1
remoteport_tlm_memory_slave xilinx_zynq::rp_s_axi_hp1 |
|
private |
◆ rp_s_axi_hp2
remoteport_tlm_memory_slave xilinx_zynq::rp_s_axi_hp2 |
|
private |
◆ rp_s_axi_hp3
remoteport_tlm_memory_slave xilinx_zynq::rp_s_axi_hp3 |
|
private |
◆ rp_wires_in
remoteport_tlm_wires xilinx_zynq::rp_wires_in |
|
private |
◆ rp_wires_out
remoteport_tlm_wires xilinx_zynq::rp_wires_out |
|
private |
◆ s_axi_acp
tlm_utils::simple_target_socket<remoteport_tlm_memory_slave>* xilinx_zynq::s_axi_acp |
◆ s_axi_gp
tlm_utils::simple_target_socket<remoteport_tlm_memory_slave>* xilinx_zynq::s_axi_gp[2] |
◆ s_axi_hp
tlm_utils::simple_target_socket<remoteport_tlm_memory_slave>* xilinx_zynq::s_axi_hp[4] |
The documentation for this class was generated from the following file: